PLASTIC

6502 (65XX)

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO CHART

LSD	_			r	tex to	0 1113	ucu	on C	onvei	31011						
0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
BRK	ORA (n,X)				ORA	ASL		PHP	ORA #n	ASL			ORA	ASL		1
BPL	ORA (n).Y				ORA n,X	ASL n.X		CLC	ORA nn.Y				ORA nn.X	ASL nn,X		
JSR nn	AND (n,X)			BIT	AND	ROL		PLP	AND #n	ROL		BIT	AND	ROL		-
BMI	AND (n),Y				AND n.X	ROL n.X		SEC	AND nn,Y				AND nn,X	ROL nn.X		
RTI	EOR (n.X)				EOR	LSR		PHA	EOR #n	LSR		JMP nn	EOR	LSR		1
BVC	EOR (n),Y				EOR n.X	LSR n,X		CLI	EOR nn.Y				EOR nn,X	LSR nn.X		
RTS	ADC (n.X)				ADC	ROR		PLA	ADC #n	ROR		JMP (nn)	ADC	ROR		
BVS	ADC (n).Y				ADC n,X	ROR n,X		SEI	ADC nn.Y				ADC nn.X	ROR nn.X		
	STA (n,X)			STY	STA	STX		DEY		TXA		STY	STA	STX		1
BCC	STA (n),Y			STY n.X	STA n.X	STX n.Y		TYA	STA nn.Y	TXS			STA nn.X			
LDY	LDA (n,X)	LDX #n		LDY	LDA	LDX n		TAY	LDA #n	TAX		LDY	LDA	LDX		
BCS	LDA (n).Y			LDY n.X	LDA n.X	LDX n.Y		CLV	LDA nn.Y	TSX		LDY nn.X	LDA nn.X	LDX nn.Y		
CPY #n	CMP (n,X)			CPY	CMP	DEC		INY	CMP #n	DEX		CPY	CMP	DEC		
BNE	CMP (n).Y				CMP n.X	DEC n.X		CFD	CMP nn.Y				CMP nn,X	DEC nn.X		
CPX #n	SBC (n,X)			CPX	SBC	INC		INX	SBC #n	NOP		CPX	SBC	INC		
BEO	SBC (n).Y				SBC n.X	INC n,X		SED	SBC nn,Y				SBC nn.X	INC nn.X		
0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	j

Addressing Modes

Note Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus, in hex, JMP \$1234 is: 4C 34.12

FORM	ADDRESSING	DESCRIPTION
กก	Absolute	Location nn holds data.
nn,X	Absolute X	Location nn+X holds data
nn,Y	Absolute Y	Location nn+Y holds data
A	Accumulator	Accumulator holds data
#n	Immediate	n is data
(n,X)	Ind X	Location n+X and next of page 0 hold address of data "."
(n). Y	Ind Y	Address of data is Y + address held by location n and next of page 0 **
(nn)	Indirect	Location nn and next hold adddress to jump to
n	Relative	Address to jump to is n + address of next instruction, with n treated as a signed number
n	Zero Page	Location n of page 0 holds data
n.X	Zero Page X	Location n+X of page 0 holds data.
n.Y	Zero Page Y	Location n+Y of page 0 holds data

*n+X is computed discarding any carry

**2 bytes must not cross page boundary	
--	--

ACCESS

	Hex and Decimal Conversion																
	LSI	D →															
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	2
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	3
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	4
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	5
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	6
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	7
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	8
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	9
A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	A
В	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	В
C	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	C
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	D
E	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	E
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	F
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	

ASCII Character Set

-	_								
	MSD	0	1	2	3	4	5	6	7
LS	D	000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	@	P		P
1	0001	SOH	DC1	1	1	A	0	a	q
2	0010	STX	DC2	**	2	В	R	b	r
3	0011	ETX	DC3		3	C	S	C	8
4	0100	EOT	DC4	\$	4	D	T	d	1
5	0101	ENQ	NAK	%	5	E	U	0	u
6	0110	ACK	SYN	8	6	F	V	1	v
7	0111	BEL	ETB		7	G	W	9	w
8	1000	BS	CAN	(8	Н	Х	h	×
9	1001	HT	EM)	9	1	Y	i	У
A	1010	LF	SUB	•	:	J	Z	j	2
В	1011	VT	ESC	+	:	K	1	k	
C	1100	FF	FS		<	L	1	1	
D	1101	CR	GS	-	=	M	1	m	1
E	1110	SO	RS		>	N	1	n	~
F	1111	SI	US	/	?	0	-	0	DEL

6502 Dine

0302 Pins									
Vss	Н	1	~	40	Ь	RES			
RDY		2		39	b	Ø2(OUT)			
Ø1(OUT)		3		38		S.O.			
IRO		4		37	\vdash	Ø0(IN)			
NC		5		36	Þ	NC			
NMI		6		35		NC			
SYNC		7		34		R/W			
Vcc	\Box	8		33		DB0			
AB0		9		32		DB1			
AB1		10		31	\vdash	DB2			
AB2	\Box	11		30		DB3			
AB3		12		29	\vdash	DB4			
AB4		13		28	\vdash	DB5			
AB5		14		27		DB6			
AB6	d	15		26		DB7			
AB7		16		25		AB15			
AB8	d	17		24		AB14			
AB9	d	18		23		AB13			
AB10		19		22	\vdash	AB12			
AB11		20		21		Vss			

Memory Map

ERO PAGE	0000
	OOFF
DATA	0100
STACK.	
STACK	01FF
	0200
RAM	
1/0	
ROM	

IRO VECTOR FFFE&F In systems with < 512 bytes of RAM the hardware can ignore signal AB8, moving stack into page zero

NMI VECTOR

RESVECTOR

FFF9

FFFA&B

FFFC&D

Status Flags

ASB LSB
NV-BDIZC
N=negative result
V=overflow
B=BRK instruction
D=decimal mode
I≃IRQ disable
Z=zero result
C=carry=borrow

Note, above is true when flag = 1.

Overflow normally signifies signed arithmetic result is out of range.

When D=1, only ADC and SBC use decimal (BCD) arithmetic.

Interrupts

IRO is low level sensitive NMI is falling edge sensitive Reset sets I=1.

- Interrupts are processed by 1. Push PC of unexecuted instruction. Push P.

 - 3. 1=1.
 - Jump via appropriate vector

Effect on Flags

NV - BDIZÇ

ı	ADC	N	V	-				Z	C	(1)
ı	AND	N	-	-	-		-	Z		
П	ASL	N	-				-	Z	C	
ı	BIT	N	٧	-			-	Z		(2)
ı	BRK		-		1	-	1	-	-	
	CLC	-	-	-	-	-	-	-	0	
	CLD	-		-		0	-	-	-	
	CLI	-	-				0			
	CLV		0	-			-	-		
	CMP	N		-	-		-	Z	C	
	CPX	N	-			-	-	Z	C	
Н	CPY	N				-	-	Z	C	
	DEC	N	-	-	-		-	Z	-	
	DEX	N			-			z		
П	DEY	N		-	-		-	z	-	
	EOR	N	-	-	-	-	-	z		
	INC	N		-		-	-	z		
	INX	N	-	-	-		-	Z	-	
	INY	N		-			-	z	-	
	LDA	N		-			-	z	-	
	LDX	N		-	-		-	z	-	
	LDY	N		-			-	z	-	
	LSR	0	-	-	-			Z	C	
	ORA	N			-	-	-	z		
	PLA	N		-		*	-	Z		
	PLP	N	٧	-	В	D	ŧ	Z	C	
	ROL	N	-	-			-	Z	C	- 1
	ROR	N			-		-	z	C	
	RTI	N	٧	-	В	D	1	Z	С	ш
	SBC	N	٧	-		-	-	Z	C	(3)
	SEC	-	-	-	-			-	1	
	SED	-			-	1				
	SEI	-	-	-	-	-	1	-	-	
	TAX	N	-				-	Z		
	TAY	N	-	-			-	Z		
1	TSX	N						Z		

1) If in decimal mode Z flag is invalid

TXA N - - - - Z -

N - - - Z -

- 2) N = data bit 7 V = data bit 6 Z = AND result
- 3) C = borrow

TYA

Note unlisted instructions have no effect on flags

Miscellaneous

S points to next free byte of stack.

Stack push decrements S. In pushing PC, high byte is pushed first.

Pre 6/76 chips have no ROR instruction.

65XX is a totally software compatible family.

> **Abbreviations** = number of Bytes = number of Cycles, also Carry

This card is based on specifications from MOS Technology, Inc.

= 1 byte quantity nn = 2 byte quantity

IRO = Interrupt ReQuest NMI = Non Maskable Interrupt RES = RESet

XOR = eXclusive OR (00 > 0 01 > 1 10 > 1 11 > 0)

A.P.S.X.Y.PC=see "Registers" N,V,B,D,I,Z,C = see "Status Flags" #\$@%'(): = see "Assembler Symbols"

Registers

A ACCUMULATOR Y Y INDEX REG

X X INDEX REG

S STACK PHTR

FLAGS

A, Y, X, S, P = 1 byte Only PC is 2 bytes

Unsigned Comparisons

example: CMP # n

A <n< th=""><th>BCC YES</th></n<>	BCC YES
A = n	BEQ YES
A > n	BCC NO BNE YES
A≥n	BCS YES
A≠n	BNE YES
A≼n	BCC YES BEQ YES

YES represents label YES represents label for code to be executed if condition is true. For > & <, test requires both instructions.

Internally, A-n is computed to determine N.Z,C flags.

6502 (65XX)

MICROPROCESSOR INSTANT REFERENCE CARD

OP C B

A9

AD

AT

81

B5

BD

89

A2

AE

A6

BE

B6

AO AC

A4 B4

BC

4E 46

4A

56 6 2

5E

EA

09 2

0D 05

01

11 15

1D 19

48 3

08

68

28

2E 6 5 2 6 7 3 2 1

26 2A

36 3E

6E

66

76 7E 6 2

40

60

E9

E5 E1 F1

F5 FD F9

38 2

F8

78 2

80 4

85 3664

81

91

95

9D 99 5

8E 86

96

8C 84 4 3 4

94

AA

A8 2

BA

84 2

9A

98

4

2

2

3 2

22233

3

3 2

3 2 1

23222233

2

3 4+

2

4 2 Load Y

6

2 1

3

44

3 4 4

5 2 3 2 1

6

24 2

2

3

3222233

3 2 2

3 2 2

DESCRIPTION

Load A

Load A

Load A Load A

Load A

Load A

Load A

Load X

Load X

Load X

Load X

Load X

Load Y

Load Y

Load Y

Load Y

Logical shift right

Push A onto stack

Push P onto stack Pull (pop) A from stack Pull (pop) P from stack

Rotate left through carry

Rotate left through carry

Rotate left through carry

Rotate left through carry Rotate left through carry

Rotate right through carry

Rotate right through carry Rotate right through carry

Rotate right through carry

Rotate right through carry

Subtract with borrow from A

Subtract with borrow from A

Subtract with borrow from A Subtract with borrow from A

Subtract with borrow from A Subtract with borrow from A

Subtract with borrow from A Subtract with borrow from A

Return from interrupt

Set carry Set decimal mode

Set IRQ disable

Store A

Store X Store X

Store X

Store Y

Store Y

Store Y

Transfer A to X

Transfer A to Y Transfer S to X

Transfer X to A

Transfer X to S

Transfer Y to A

Return from subroutine

No operation

OR to A

MICRO CHART

> **ADDRESSING** Immediate

Zero Page X

Absolute X Absolute Y

Immediate

Zero Page

Absolute Y

Immediate

Zero Page

Absolute X

Absolute

Zero Page

Accumulator

Zero Page X

Absolute X

Immediate

Zero Page

Zero Page X

Absolute X Absolute Y

Absolute

None

Ind X

None

None

None

None

Absolute

Zero Page Accumulator

Zero Page X

Absolute X

Absolute

None

Zero Page Accumulator

Zero Page X Absolute X

Immediate

Absolute

Zero Page Ind X

Zero Page X

Absolute X Absolute Y

None

None

None

Ind X

Absolute

Zero Page

Zero Page X

Absolute X Absolute Y

Absolute

Absolute

None

None

None

None

None

None

Zero Page

Zero Page

Zero Page Y

Zero Page X

Zero Page X

Absolute

Zero Page Y

Absolute

Absolute Zero Page

Ind X

Ind Y

DO NOT PLACE
ON HOT SURFACES

COPYRIGHT © 1980 AND PUBLISHED BY MICRO LOGIC CORP.
POB 174, HACKENSACK, N.J. 07602 WORLD COPYRIGHT 1980 ALL RIGHTS RESERVED. PRINTED IN U.S.A.

WHILE PREPARED WITH EXTREME CARE
THERE ARE NO WARRANTIES EXPRESS
OR IMPLIED AS TO MERCHANTABILITY
OR FITNESS FOR PURPOSE.

A M

SE	215
PE	5
5	-
S	=

#101A

Assembler Symbols

- Assembler directive
- Immediate addressing
- \$ Hex number prefix
- @ Octal number prefix Binary number prefix
- ASCII character prefix () Indirect addressing In col 1 for comment

ION SET

						INSTRUC	TION SET
B	INSTRUCTION	OP	C	В	DESCRIPTION	ADDRESSING	INSTRUCTION
	ADC #n ADC nn ADC n ADC (n,X) ADC (n),Y ADC n,X ADC nn,X ADC nn,X	69 6D 65 61 71 75 7D 79	2 4 3 6 5+ 4 4+ 4+	2 3 2 2 2 3 3	Add with carry to A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y	LDA #n LDA nn LDA n LDA (n,X) LDA (n),Y LDA n,X LDA nn,X LDA nn,Y
A	AND #n AND nn AND n AND (n,X) AND (n),Y AND n,X AND nn,X AND nn,Y	0 nn 2D 4 3 0 n 25 3 2 0 (n,X) 21 6 2 0 (n),Y 31 5+ 2 0 n,X 35 4 2 0 nn,X 3D 4+ 3		3 2 2 2 3	AND to A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y	LDX #n LDX nn LDX n LDX n,Y LDX n,Y LDY #n LDY nn LDY n
	ASL nn ASL n ASL A ASL n,X ASL nn,X	0E 06 0A 16 1E	6 5 2 6 7	3 2 1 2 3	Arithmetic shift left	Absolute Zero Page Accumulator Zero Page X Absolute X	LDY n,X LDY nn,X LSR nn LSR n LSR A
В	BCC n BCS n BEO n BNE n BMI n BPL n BVC n BVS n	90 80 F0 D0 30 10 50 70	2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+	2 2 2 2 2 2 2 2 2	Branch if carry clear (C=0) Branch if carry set (C=1) Branch if equal (Z=1) Branch if not equal (Z=0) Branch if minus (N=1) Branch if plus (N=0) Branch if ovflicear (V=0) Branch if ovfliset (V=1)	Relative Relative Relative Relative Relative Relative Relative Relative Relative	ORA #n ORA nn ORA n
3	BIT nn BIT n	2C 24	4	3 2	AND with A (A unchanged) AND with A (A unchanged)	Absolute Zero Page	ORA n.X
	BRK	00	7	1	Break (force interrupt)	None*	ORA nn,Y
THE REAL PROPERTY.	CLC 18 2 CLD D8 2 CLI 58 2 CLV B8 2			1 1 1	Clear carry Clear decimal mode Clear IRO disable Clear overflow	None None None	PHP PLA PLP
C.	CMP #n C9 2 CMP nn CD 4 CMP n C5 3 CMP (n,X) C1 6 CMP (n),Y D1 5+ CMP n,X D5 4 CMP nn,X DD 4+ CMP nn,Y D9 4+				Compare with A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y	ROR n ROR A ROR n,X
Sec. 1	CPX #n CPX nn CPX n	EO EC E4	2 4 3	2 3 2	Compare with X Compare with X Compare with X	Immediate Absolute Zero Page	ROR nn,X RTI RTS
100	CPY #n CPY nn CPY n	CO CC C4	2 4 3	2 3 2	Compare with Y Compare with Y Compare with Y	Immediate Absolute Zero Page	SBC #n SBC nn SBC n SBC (n,X)
0	DEC nn DEC n DEC n,X DEC nn,X	CE C6 D6 DE	6 5 6 7	3 2 2 3	Decrement by one Decrement by one Decrement by one Decrement by one	Absolute Zero Page Zero Page X Absolute X	SBC (n),Y SBC n,X SBC nn,X SBC nn,Y
	DEX DEY	CA 88	2 2	1	Decrement X by one Decrement Y by one	None None	SEC SED SEI
E	EOR #n EOR nn EOR (n,X) EOR (n),Y EOR n,X EOR nn,X EOR nn,Y	49 4D 45 41 51 55 5D 59	2 4 3 6 5+ 4 4+ 4+	2 3 2 2 2 3 3	XOR to A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y	STA nn STA n STA (n,X) STA (n),Y STA n,X STA nn,X STA nn,Y
	INC nn INC n INC n,X INC nn,X	EE E6 F6 FE	6 5 6 7	3 2 2 3	Increment by one Increment by one Increment by one Increment by one	Absolute Zero Page Zero Page X Absolute X	STX n STX n,Y STY nn STY n
The London	INX INY	E8 C8	2 2	1	Increment X by one Increment Y by one	None None	STY n,X TAX TAY
1	JMP nn JMP (nn)	4C 6C	3 5	3	Jump to new location Jump to new location	Absolute Indirect	T TSX TXA TXS
	JSR nn	20	6	3	Jump to subroutine	Absolute	TYA

Shift Instructions Instruction Notes ADC A+DATA+C+A BRK I Ignore I flag. Set B=1

	Push return address+1 Push P Jump to IRQ vector	
JSR	Push return address-1 Jump absolute	
RTI	Pop P, Pop PC	
RTS	Pon PC Increment PC	

SBC A-DATA-C →A

	MSB	LSB
ASL	c + IIII	■
LSR	-C 0+ IIII	
ROL	_c +	
ROR	- C - III	

Added Cycle Time

A (+) in the (C) column for branch instructions means: Add 0 if branch not taken. Add 1 if taken within page Add 2 if taken across pages

(+) in the (C) column for other instructions means Add 1 if indexing across page boundary